V3164 High-Speed Quad-Channel Digital Isolators

1 Key Features

- Signal Rate: DC to 150Mbps
- Wide Operating Supply Voltage: 2.5V to 5.5V
- Wide Operating Temperature Range: -55°C to 125°C
- No Start-Up Initialization Required
- Default Output High and Low Options
- High Electromagnetic Immunity
- High CMTI: ±100kV/μs (Typical)
- Low Power Consumption (Typical):
 - 1.5mA per Channel at 1Mbps with 5.0V Supply
 - 6.6mA per Channel at 100Mbps with 5.0V Supply
- Precise Timing (Typical)
 - 8ns Propagation Delay
 - 1ns Pulse Width Distortion
 - 2ns Propagation Delay Skew
 - 5ns Minimum Pulse Width
- Isolation Rating up to 5.0kVrms
- Isolation Barrier Life: >40 Years
- Tri-state Outputs with ENABLE
- Schmitt Trigger Inputs
- RoHS-Compliant Packages
 - SOIC16 Wide Body

2 Applications

- Industrial Automation Systems
- Motor Control
- Medical Electronics
- Isolated Switch Mode Supplies
- Solar Inverters
- Isolated ADC, DAC

3 Description

The V3164 devices are high-performance quad-channel digital isolators with precise timing characteristics and low power consumption. The V3164 devices provide high electromagnetic immunity and low emissions, while isolating CMOS digital I/Os. All device versions have Schmitt


trigger input for high noise immunity. Each isolation channel consists of a transmitter and a receiver separated by silicon dioxide (SiO_2) insulation barrier. The V3164 device has three forward and one reverse-direction channels with output enable on both sides. All devices have fail-safe mode option. If the input power or signal is lost, default output is high for devices.

V3164 devices has high insulation capability to handle noise and surge on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. High CMTI ability promises the correct transmission of digital signal. The V3164 devices are available in 16-pin wide body SOIC packages. All products in wide-body packages support insulation withstanding up to 5kVrms isolation rating.

Device Information

PART NUMBER	PACKAGE	BODY SIZE(NOM)
V3164	SOIC16-WB(W)	10.30 mm × 7.50 mm

Simplified Channel Structure



Channel A side and B side are separated by isolation capacitors. GNDA and GNDB are the isolated ground for signals and supplies of A side and B side respectively.



Datasheet

V3164

Table of Contents

1	Key	Featur	es	1
2			ns	
3			n	
4			istory	
5			ptions and Functions	
6			· ons	
	6.1		olute Maximum Ratings ¹	
	6.2	ESD	Ratings	
	6.3		ommended Operating Conditions	
	6.4		rmal Information	
	6.5		er Rating	
	6.6		lation Specifications	
	6.7	Safe	ty-Related Certifications	-
	6.8		trical Characteristics	
	6	5.8.1	5 V Electrical Characteristics	8
	6	.8.2	3.3 V Electrical Characteristics	8
	6	.8.3	2.5 V Electrical Characteristics	8
	6.9	Sup	ply Current Characteristics	

	6.9	9.1	5 V Supply Current Characteristics	9
	6.9	9.2	3.3V Supply Current Characteristics	
	6.9	9.3	2.5 Supply Current Characteristics	10
	6.10	Timii	ng Characteristics	10
	6.:	10.1	5 V Timing Characteristics	10
	6.3	10.2	3.3 V Timing Characteristics	10
	6.	10.3	2.5 V Timing Characteristics	12
7	Parar	neter	Measurement Information	13
8	Detai	iled De	escription	15
	8.1	Theo	ory of Operation	15
	8.2	Func	tional Block Diagram	15
	8.3	Devi	ce Operation Modes	16
9	Appli	cation	and Implementation	17
10	Packa	age Inf	formation	18
	10.1	_	in Wide Body SOIC Package	
TAI	PE AND		INFORMATION	
			uide	

4 Revision History

Revision 1.0: Initial version.

Revision 1.1: Update Ordering Guide.



5 PIN Descriptions and Functions




Figure 5-1 V3164 Top View

Table 5-1 V3164 Pin Description and Functions

	*					
Name	SOIC16 Pin#	Туре	Description			
VDDA	1	Supply	Side A Power Supply			
GNDA	2	Ground	Side A Ground			
VI1	3	Digital Input	Side A Digital Input			
VI2	4	Digital Input	Side A Digital Input			
VI3	5	Digital I/O	Side A Digital Input for V3164			
VO4	6	Digital I/O	Side A Digital Output for V3164			
ENA ²	7	Digital Input	Side A Active High or Floating Enable.			
GNDA	8	Ground	Side A Ground			
GNDB	9	Ground	Side B Ground			
ENB ²	10	Digital Input	Side B Active High or Floating Enable.			
VI4	11	Digital I/O	Side B Digital Input for V3164			
VO3	12	Digital I/O	Side B Digital Output for V3164			
VO2	13	Digital Output	Side B Digital Output			
VO1	14	Digital Output	Side B Digital Output			
GNDB	15	Ground	Side B Ground			
VDDB	16	Supply	Side B Power Supply			

Note:

- 1. No Connect. These pins are not internally connected. They can be left floating, tied to VDD or tied to GND
- 2. Enable inputs ENA and ENB can be used for multiplexing, for clock sync, or other output control. ENA, ENB logic operation is summarized for each isolator product in Table 8-2. These inputs are internally pulled-up to local VDD allowing them to be connected to an external logic level (high or low) or left floating. To minimize noise coupling, do not connect circuit traces to ENA or ENB if they are left floating. If ENA, ENB are unused, it is recommended they be connected to an external logic level, especially if the V3164 is operating in a noisy environment.



6 Specifications

6.1 Absolute Maximum Ratings¹

		MIN	MAX	UNIT
V_{DDA} , V_{DDB}	Supply Voltage ²	-0.5	6.0	V
V _{in}	Voltage at Ax, Bx, ENx	-0.5	$V_{DDA}+0.5^3$	V
l ₀	Output Current	-20	20	mA
TJ	Junction Temperature		150	°
T _{STG}	Storage Temperature	-65	150	°C

NOTE:

- 1. Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GNDA or GNDB) and are peak voltage values.
- 3. Maximum voltage must not exceed 6 V.

6.2 ESD Ratings

		VALUE	UNIT
V _{ESD} Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ¹	±6000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ²	±2000	V

NOTE:

- 1. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- 2. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

			MIN	TYP	MAX	UNIT
V_{DDA} , V_{DDB}	Supply Voltage		2.375	3.3	5.5	V
V _{DD} (UVLO+)	VDD Undervoltage Threshold When Supply Voltag	e is Rising	1.95	2.24	2.375	V
V _{DD} (UVLO-)	VDD Undervoltage Threshold When Supply Voltag	e is Falling	1.88	2.10	2.325	V
V _{HYS} (UVLO)	VDD Undervoltage Threshold Hysteresis		70	140	250	mV
		$V_{DDO}^1 = 5V$	-4			
I _{OH}	High-level Output Current	V _{DDO} = 3.3V	-2			mA
		$V_{DDO} = 2.5V$	-1			
		$V_{DDO} = 5V$			4	
l _{OL}	Low-level Output Current	$V_{DDO} = 3.3V$			2	mA
		$V_{DDO} = 2.5V$			1	
V _{IH}	High-level Input Voltage		2.0			V
V_{IL}	Low-level Input Voltage				0.8	V
DR	Data Rate	<u> </u>	0		150	Mbps
T _A	Ambient Temperature	•	-55	27	125	°C
NOTE: 1. V _{DDO} = O	utput-side V _{DD}					



Datasheet V3164

6.4 Thermal Information

	V3:		
THERMAL METRIC	N (SOIC)	W (SOIC)	UNIT
	16 Pins	16 Pins	
R _{0JA} Junction-to-ambient thermal resistance	96.2	83.4	°C/W

6.5 Power Rating

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V3164						
P _D	Maximum Power Dissipation	$V_{DDA} = V_{DDB} = 5.5 \text{ V, } C_{L} = 15 \text{ pF,}$			334	mW
P _{DA}	Maximum Power Dissipation on Side-A	T _J = 150°C, Input a 75-MHz 50% duty			100	mW
P _{DB}	Maximum Power Dissipation on Side-B	cycle square wave			234	mW

Datasheet V3164

6.6 Insulation Specifications

	PARAMETR TEST CONDITIONS VALUE		LUE	LINUT	
	PARAIVIETR	TEST CONDITIONS	W	N	UNIT
CLR	External clearance ¹	Shortest terminal-to-terminal distance through air	8	4	mm
CPG	External creepage ¹	Shortest terminal-to-terminal distance across the package surface	8	4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	19	19	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>600	>600	V
	Material group	According to IEC 60664-1	I		
		Rated mains voltage ≤ 300 V _{RMS}	I-IV	1-111	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 400 V _{RMS}	I-IV	1-1/1	
		Rated mains voltage ≤ 600 V _{RMS}	J-III	n/a	
DIN V VD	E V 0884-11:2017-01 ²		A		7
V_{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	849	566	V_{PK}
V _{IOWM}	Maximum working isolation voltage	AC voltage; Time dependent dielectric breakdown (TDDB) Test	through air across the 8 4 ce) 19 19 2	400	V_{RMS}
		DC voltage		V_{DC}	
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60 s (qualification); V _{TEST} = 1.2 × V _{IOTM} , t= 1 s (100% production)	7070	5300	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ³	Test method per IEC 60065, 1.2/50 μ s waveform, $V_{TEST} = 1.6 \times V_{IOSM}$ (qualification)	6250	5000	V_{PK}
	Apparent charge ⁴	Method a, After Input/Output safety test subgroup 2/3, V _{ini} = V _{IOTM} , t _{ini} = 60 s; V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10 s	≤5	≤5	
q_{pd}		Method a, After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.6 \times V_{IORM}$, $t_m = 10$ s	≤5	≤5	рC
		Method b1, At routine test (100% production) and preconditioning (type test) $V_{\text{ini}} = 1.2 \times V_{\text{IOTM}}, t_{\text{ini}} = 1 \text{ s};$ $V_{\text{pd(m)}} = 1.875 \times V_{\text{IORM}}, t_{\text{m}} = 1 \text{ s}$	≤5	≤5	
C _{IO}	Barrier capacitance, input to output ⁵	$V_{10} = 0.4 \times \sin(2\pi ft), f = 1 \text{ MHz}$	~0.5	~0.5	pF
		V _{IO} = 500 V, T _A = 25°C	>1012	>1012	
R _{IO}	Isolation resistance ⁵	V _{IO} = 500 V, 100°C ≤ T _A ≤ 125°C	>10 ¹¹	>10 ¹¹	Ω
		V _{IO} = 500 V at T _S = 150°C		>10 ⁹	
	Pollution degree		2	2	
UL 1577					
V _{ISO}	Maximum withstanding isolation voltage	$V_{TEST} = V_{ISO}$, t = 60 s (qualification), $V_{TEST} = 1.2 \times V_{ISO}$, t = 1 s (100% production)	5000	3750	V _{RMS}

- 1. Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- 2. This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- 3. Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- 4. Apparent charge is electrical discharge caused by a partial discharge (pd).
- 5. All pins on each side of the barrier tied together creating a two-terminal device.



Datasheet V3164

6.7 Safety-Related Certifications

VDE(Pending)	CSA(Pending)	UL(Pending)	CQC(Pending)	TUV(Pending)
Certified according to DIN	Certified according to IEC	Recognized under UL	Certified according to	Certified according to EN
V VDE V 0884-11:2017-01	60950-1, IEC 62368-1 and	1577 Component	GB4943.1-2011	61010-1:2010 (3rd Ed)
	IEC 60601-1	Recognition Program		and EN 60950-
				1:2006/A2:2013



6.8 Electrical Characteristics

6.8.1 **5 V Electrical Characteristics**

 $V_{DDA} = V_{DDB} = 5 \text{ V} \pm 10\%$, $T_A = -55 \text{ to } 125^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level Output Voltage	I _{OH} = -4mA; See Figure 7-2	V _{DDO} ¹ -0.4	4.8		V
V _{OL}	Low-level Output Voltage	I _{OL} = 4mA; See Figure 7-2		0.2	0.4	V
V _{IT+(IN)}	Positive-going Input Threshold		1.4	1.67	1.9	V
V _{IT-(IN)}	Negative-going Input Threshold		1.0	1.23	1.4	V
V _{I(HYS)}	Input Threshold Hysteresis		0.30	0.44	0.50	V
I _{IH}	High-Level Input Leakage Current	V _{IH} = V _{DDA} at Ax or Bx or ENx			15	μΑ
I _{IL}	Low-Level Input Leakage Current	V _{IL} = 0 V at Ax or Bx	-15	A .		μΑ
Zo	Output Impedance ²			50		Ω
CMTI	Common-mode Transient Immunity	$V_{I} = V_{DDI}^{1}$ or 0 V, $V_{CM} = 1200$ V; See Figure 7-4	75	100		kV/μS
Cı	Input Capacitance ³	$V_I = V_{DD}/2 + 0.4 \times \sin(2\pi ft), f = 1 \text{ MHz}, V_{DD} = 5 \text{ V}$		2		pF

NOTE:

- 1. V_{DDI} = Input-side V_{DD} , V_{DDO} = Output-side V_{DD}
- 2. The nominal output impedance of an isolator driver channel is approximately 50 Ω ± 40%.
- 3. Measured from pin to Ground.

6.8.2 **3.3 V Electrical Characteristics**

 $V_{DDA} = V_{DDB} = 3.3 \text{ V} \pm 10\%$, $T_A = -55 \text{ to } 125^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level Output Voltage	I _{OH} = -4mA; See Figure 7-2	V _{DDO} ¹ -0.4	3.1		V
V _{OL}	Low-level Output Voltage	I _{OL} = 4mA; See Figure 7-2		0.2	0.4	V
V _{IT+(IN)}	Positive-going Input Threshold		1.4	1.67	1.9	V
V _{IT-(IN)}	Negative-going Input Threshold		1.0	1.23	1.4	V
V _{I(HYS)}	Input Threshold Hysteresis		0.30	0.44	0.50	V
I _{IH}	High-Level Input Leakage Current	V _{IH} = V _{DDA} at Ax or Bx or ENx			15	μΑ
I _{IL}	Low-Level Input Leakage Current	V _{IL} = 0 V at Ax or Bx	-15			μΑ
Zo	Output Impedance ²			50		Ω
CMTI	Common-mode Transient Immunity	$V_{I} = V_{DDI}^{1}$ or 0 V, $V_{CM} = 1200$ V; See Figure 7-4	75	100		kV/μs
Cı	Input Capacitance ³	$V_1 = V_{DD}/2 + 0.4 \times \sin(2\pi ft)$, $f = 1$ MHz, $V_{DD} = 3.3$ V		2		pF

NOTE:

- 1. $V_{DDI} = Input-side V_{DD}, V_{DDO} = Output-side V_{DD}$
- 2. The nominal output impedance of an isolator driver channel is approximately 50 Ω ± 40%.
- 3. Measured from pin to Ground.

6.8.3 **2.5 V Electrical Characteristics**

 $V_{DDA} = V_{DDB} = 2.5 \text{ V} \pm 5\%$, $T_A = -55 \text{ to } 125^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level Output Voltage	I _{OH} = -4mA; See Figure 7-2	V _{DDO} ¹ -0.4	2.3		V
V _{OL}	Low-level Output Voltage	I _{OL} = 4mA; See Figure 7-2		0.2	0.4	V
V _{IT+(IN)}	Positive-going Input Threshold		1.4	1.67	1.9	V
V _{IT-(IN)}	Negative-going Input Threshold		1.0	1.23	1.4	V
V _{I(HYS)}	Input Threshold Hysteresis		0.30	0.44	0.50	V
I _{IH}	High-Level Input Leakage Current	$V_{IH} = V_{DDA}$ at Ax or Bx or ENx			15	μΑ
I _{IL}	Low-Level Input Leakage Current	V _{IL} = 0 V at Ax or Bx	-15			μΑ
Zo	Output Impedance ²			50		Ω
CMTI	Common-mode Transient Immunity	$V_1 = V_{DD1}^1$ or 0 V, $V_{CM} = 1200$ V; See Figure 7-4	75	100	·	kV/μS
Cı	Input Capacitance ³	$V_1 = V_{DD}/2 + 0.4 \times \sin(2\pi ft)$, $f = 1$ MHz, $V_{DD} = 2.5$ V		2		pF

- 1. $V_{DDI} = Input\text{-side } V_{DD}, V_{DDO} = Output\text{-side } V_{DD}$
- 2. The nominal output impedance of an isolator driver channel is approximately 50 Ω ± 40%.
- 3. Measured from pin to Ground.



6.9 Supply Current Characteristics

6.9.1 **5 V Supply Current Characteristics**

 V_{DDA} = V_{DDB} = 5 V ± 10%, T_A = -55 to 125°C

PARAMETER	TEST CONDITION	SUPPLY CURRENT	MIN	ТҮР	MAX	UNIT	
V3164							
	ENA = ENB = 0 V;		I _{DDA}		1.5	2.3	
Cumply Current Disable	$V_{IN} = V_{DDI}^{1} (V3164)$		I _{DDB}		2.3	3.5	
Supply Current – Disable	ENA = ENB = 0 V;		I _{DDA}		3.8	5.7	
	V _{IN} = 0V(V3164)		I _{DDB}		3.2	4.8	
	$ENA = ENB = V_{DDI};$ $V_{IN} = V_{DDI} (V3164)$		I _{DDA}		1.6	2.4	
Cumply Current DC Signal			I _{DDB}		2.6	3.9	
Supply Current – DC Signal	ENA = ENB = V _{DDI} ;		I _{DDA}		3.9	5.8	A
	V _{IN} = 0V(V3164)		I _{DDB}		3.5	5.2	mA
		1Mbps	I _{DDA}		2.8	4.2	
	ENA = ENB = V _{DDI} ; All Channels	(500kHz)	I _{DDB}		3.2	4.8	
Supply Current – AC Signal	Switching with 50% Duty Cycle Square	10Mbps	I _{DDA}		3.3	4.9	
Supply Current – AC Signal	Wave Clock Input with 5V Amplitude;	(5MHz)	I _{DDB}		4.6	6.9	
	C _L = 15 pF for Each Channel	100Mbps	I _{DDA}		8.0	12.1	
		(50MHz)	I _{DDB}		18.9	28.3	
Note:							
1. $V_{DDI} = Input-side V_{DD}$				1			

6.9.2 **3.3V Supply Current Characteristics**

 V_{DDA} = V_{DDB} = 3.3 V \pm 10%, T_{A} = -55 to 125°C

PARAMETER	TEST CONDITION	SUPPLY CURRENT	MIN	ТҮР	MAX	UNIT	
V3164							
	ENA = ENB = 0 V;		I _{DDA}		1.5	2.3	
Supply Current Disable	$V_{IN} = V_{DDI}^{1} (V3164)$		I_{DDB}		2.3	3.5	
Supply Current – Disable	ENA = ENB = 0 V;		I _{DDA}		3.8	5.7	
	V _{IN} = 0V(V3164)		I_{DDB}		3.2	4.8	
	$ENA = ENB = V_{DDI};$ $V_{IN} = V_{DDI} (V3164)$		I _{DDA}		1.6	2.4	
Supply Support DC Signal			I _{DDB}		2.6	3.9	
Supply Current – DC Signal	ENA = ENB = V _{DDI} ;		I _{DDA}		3.9	5.8	
	$V_{IN} = 0V(V3164)$		I _{DDB}		3.5	5.2	mA
		1Mbps	I _{DDA}		2.8	4.2	
	$ENA = ENB = V_{DDI}$; All Channels	(500kHz)	I _{DDB}		3.2	4.8	
Supply Current AC Signal	Switching with 50% Duty Cycle Square	10Mbps	I _{DDA}		3.2	4.7	
Supply Current – AC Signal	Wave Clock Input with 5V Amplitude;	(5MHz)	I _{DDB}		4.2	6.4	
	$C_L = 15 \text{ pF for Each Channel}$	100Mbps	I _{DDA}		6.5	9.8	
		(50MHz)	I _{DDB}		14.4	21.6	1
Note: 1. V _{DDI} = Input-side V _{DD}							



2.5 Supply Current Characteristics

 $V_{DDA} = V_{DDB} = 2.5 \text{ V} \pm 5\%$, $T_A = -55 \text{ to } 125^{\circ}\text{C}$

PARAMETER	TEST CONDITION	SUPPLY CURRENT	MIN	ТҮР	MAX	UNIT	
V3164							•
	ENA = ENB = 0 V;		I _{DDA}		1.5	2.3	
Supply Current Disable	$V_{IN} = V_{DDI}^{1} (V3164)$		I _{DDB}		2.3	3.5	
Supply Current – Disable	ENA = ENB = 0 V;		I _{DDA}		3.8	5.7	
	V _{IN} = 0V(V3164)	$V_{IN} = 0V(V3164)$			3.2	4.8	
	ENA = ENB = V _{DDI} ;		I _{DDA}		1.6	2.4	
S and S areal DSS:	$V_{IN} = V_{DDI} (V3164)$		I _{DDB}		2.6	3.9	
Supply Current – DC Signal	ENA = ENB = V _{DDI} ;		I _{DDA}		3.9	5.8	m A
	V _{IN} = 0V(V3164)		I _{DDB}		3.5	5.2	mA
		1Mbps	I _{DDA}		2.8	4.2	
	ENA = ENB = V _{DDI} ; All Channels	(500kHz)	I _{DDB}		3.2	4.8	
Supply Current – AC Signal	Switching with 50% Duty Cycle Square	10Mbps	I _{DDA}		3.1	4.6	
Supply Current – AC Signal	Wave Clock Input with 5V Amplitude;	(5MHz)	I _{DDB}		4.0	5.9	
	C _L = 15 pF for Each Channel	100Mbps	I _{DDA}		5.5	8.3	
		(50MHz)	I _{DDB}		11.4	17.1	
Note: 1 Voor = Input-side Voo							

^{1.} V_{DDI} = Input-side V_{DD}

6.10 Timing Characteristics

6.10.1 **5 V Timing Characteristics**

 $V_{DDA} = V_{DDB} = 5 \text{ V} \pm 10\%$, $T_A = -55 \text{ to } 125^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DR	Data Rate		0		150	Mbps
PW_{min}	Minimum Pulse Width				5.0	ns
t _{PLH} , t _{PHL}	Propagation Delay Time	Soo Figure 7.1	5.0	8.0	13.0	ns
PWD	Pulse Width Distortion t _{PLH} - t _{PHL}	See Figure 7-1		0.2	4.5	ns
t _{sk}	Channel-to-channel Output Skew Time ¹	Same-direction channels		0.4	4.5	ns
t _r	Output Signal Rise Time	See Figure 7-1		2.5	4.0	ns
t _f	Output Signal Fall Time	See Figure 7-1		2.5	4.0	ns
t _{PHZ}	Disable Propagation Delay, High to High Impedance Output			8	12	ns
t _{PLZ}	Disable Propagation Delay, Low to High Impedance Output]		8	12	ns
t _{PZH}	Enable Propagation Delay, High Impedance to High Output	See Figure 7-2		5	10	μs
t _{PZL}	Enable Propagation Delay, High Impedance to Low Output			10	20	ns
t _{DO}	Default Output Delay Time from Input Power Loss	See Figure 7-3		8	12	ns
t _{SU}	Start-up Time			15	40	μs
NOTE.		•				•

NOTE:

6.10.2 **3.3 V Timing Characteristics**

 $V_{DDA} = V_{DDB} = 3.3 \text{ V} \pm 10\%$, $T_A = -55 \text{ to } 125^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DR	Data Rate		0		150	Mbps
PW_{min}	Minimum Pulse Width				5.0	ns
t _{PLH} , t _{PHL}	Propagation Delay Time	See Figure 7-1	5.0	8.0	13.0	ns
PWD	Pulse Width Distortion t _{PLH} - t _{PHL}	See Figure 7-1		0.2	4.5	ns
t _{sk}	Channel-to-channel Output Skew Time ¹	Same-direction channels		0.4	4.5	ns
t _r	Output Signal Rise Time	See Figure 7-1		2.5	4.0	ns



^{1.} t_{sk} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

Datasheet

V3164

t _f	Output Signal Fall Time	See Figure 7-1	2.5 4.0	ns
t _{PHZ}	Disable Propagation Delay, High to High Impedance Output		8 12	ns
t _{PLZ}	Disable Propagation Delay, Low to High Impedance Output	Coo Figure 7.2	8 12	ns
t _{PZH}	Enable Propagation Delay, High Impedance to High Output	See Figure 7-2	5 10	μs
t _{PZL}	Enable Propagation Delay, High Impedance to Low Output		10 20	ns
t _{DO}	Default Output Delay Time from Input Power Loss	See Figure 7-3	0.1 0.3	μs
t _{SU}	Start-up Time		15 40	μs



^{1.} t_{sk} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

6.10.3 **2.5 V Timing Characteristics**


 V_{DDA} = V_{DDB} = 2.5 V \pm 5%, T_A = -55 to 125°C

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Data Rate		0	150	Mbps
Minimum Pulse Width			5.0	ns
Propagation Delay Time	Con Figure 7.1	5.0 8.0	13.0	ns
Pulse Width Distortion t _{PLH} - t _{PHL}	See rigure 7-1	0.2	5.0	ns
Channel-to-channel Output Skew Time ¹	Same-direction channels	0.4	4.5	ns
Output Signal Rise Time	See Figure 7-1	2.5	4.0	ns
Output Signal Fall Time	See Figure 7-1	2.5	4.0	ns
Disable Propagation Delay, High to High Impedance Output		8	12	ns
Disable Propagation Delay, Low to High Impedance Output	Soo Figure 7.2	8	12	ns
Enable Propagation Delay, High Impedance to High Output	See rigure 7-2	5	10	μs
Enable Propagation Delay, High Impedance to Low Output		10	20	ns
Default Output Delay Time from Input Power Loss	See Figure 7-3	0.1	0.3	μs
Start-up Time		15	40	μs
	Data Rate Minimum Pulse Width Propagation Delay Time Pulse Width Distortion t _{PLH} - t _{PHL} Channel-to-channel Output Skew Time ¹ Output Signal Rise Time Output Signal Fall Time Disable Propagation Delay, High to High Impedance Output Disable Propagation Delay, Low to High Impedance Output Enable Propagation Delay, High Impedance to High Output Enable Propagation Delay, High Impedance to Low Output Default Output Delay Time from Input Power Loss	Data Rate Minimum Pulse Width Propagation Delay Time Pulse Width Distortion t _{PLH} - t _{PHL} Channel-to-channel Output Skew Time ¹ Same-direction channels Output Signal Rise Time See Figure 7-1 Output Signal Fall Time See Figure 7-1 Disable Propagation Delay, High to High Impedance Output Disable Propagation Delay, Low to High Impedance Output Enable Propagation Delay, High Impedance to High Output Enable Propagation Delay, High Impedance to Low Output Default Output Delay Time from Input Power Loss See Figure 7-3	Data Rate Minimum Pulse Width Propagation Delay Time Pulse Width Distortion t _{PLH} - t _{PHL} Channel-to-channel Output Skew Time ¹ Output Signal Rise Time See Figure 7-1 Output Signal Fall Time See Figure 7-1 Disable Propagation Delay, High Impedance Output Disable Propagation Delay, Low to High Impedance Output Enable Propagation Delay, High Impedance to High Output Default Output Delay Time from Input Power Loss Output Signal Rise Time See Figure 7-1 See Figure 7-2 See Figure 7-2 See Figure 7-2 Output Signal Fall Time See Figure 7-1 See Figure 7-2 See Figure 7-2 See Figure 7-2 Output Signal Fall Time See Figure 7-1 See Figure 7-2 See Figure 7-2 Output Signal Fall Time See Figure 7-2 See Figure 7-2 See Figure 7-2 Output Signal Fall Time See Figure 7-2 See Figure 7-3 Output Signal Fall Time See Figure 7-3 Output Signal Fall Time See Figure 7-1 See Figure 7-2 See Figure 7-3 Output Signal Fall Time See Figure 7-1 Output Sig	Data Rate0150Minimum Pulse Width5.0Propagation Delay TimeSee Figure 7-15.08.013.0Pulse Width Distortion t _{PLH} - t _{PHL} 0.25.0Channel-to-channel Output Skew Time¹Same-direction channels0.44.5Output Signal Rise TimeSee Figure 7-12.54.0Output Signal Fall TimeSee Figure 7-12.54.0Disable Propagation Delay, High to High Impedance Output812Disable Propagation Delay, Low to High Impedance Output812Enable Propagation Delay, High Impedance to High Output510Enable Propagation Delay, High Impedance to Low Output1020Default Output Delay Time from Input Power LossSee Figure 7-30.10.3



^{1.} t_{sk} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.


7 Parameter Measurement Information



NOTE:

- 1. A square wave generator generate the V_{IN} input signal with the following constraints: waveform frequency \leq 100kHz, 50% duty cycle, $t_r \leq 3$ ns. Since the waveform generator has an output impedance of $Z_{out} = 50\Omega$, the 50Ω resistor in the figure is used for matching. There is no need in the actual application.
- 2. C_L is the load capacitance about 15pF together with the instrumentation capacitance. Since the load capacitance influence the output rising time, it's a key factor in the timing characteristic measurement.


Figure 7-1 Timing Characteristics Test Circuit and Voltage Waveforms



- 1. A square wave generator generate the V_{EN} input signal with the following constraints: waveform frequency \leq 100kHz, 50% duty cycle, $t_r \leq 3$ ns, $t_f \leq 3$ ns. Since the waveform generator has an output impedance of $Z_{out} = 50\Omega$, the 50Ω resistor in the figure is used for matching. There is no need in the actual application.
- 2. C_L is the load capacitance about 15pF together with the instrumentation capacitance. Since the load capacitance influence the output rising time, it's a key factor in the timing characteristic measurement.




Figure 7-2 Enable/Disable Propagation Delay Time Test Circuit and Waveform



NOTE:

- 1. Power Supply Ramp Rate = 10 mV/ns. V_{DDI} should ramp over 2.15V but no higher than 5.5V.
- 2. C_L is the load capacitance about 15pF together with the instrumentation capacitance. Since the load capacitance influence the output rising time, it's a key factor in the timing characteristic measurement.

Figure 7-3 Default Output Delay Time Test Circuit and Voltage Waveforms



- 1. The High Voltage Surge Generator generates repetitive high voltage surges with > 1kV amplitude and <10ns rise time and fall time to reach common-mode transient noise with > $100 \text{kV}/\mu \text{s}$ slew rate.
- 2. C_L is the load capacitance about 15pF together with the instrumentation capacitance.
- 3. Pass-fail criteria: The output must remain stable whenever the high voltage surges come.
- 4. C_{BP} is the 0.1 ~ 1uF bypass capacitance.

Figure 7-4 Common-Mode Transient Immunity Test Circuit



8 Detailed Description

8.1 Theory of Operation

The V3164 use a simple ON-OFF keying (OOK) modulation scheme to transmit signal across the SiO₂ isolation capacitors that provide a robust insulation between two different voltage domain and act as a high frequency signal path between the input and the output. The transmitter (TX) modulates the input signal onto the carrier frequency, that is, TX delivers high frequency signal across the isolation barrier in one input state and delivers no signal across the barrier in the other input state. Then the receiver rebuilds the input signal according to the detected in-band energy. If the ENx pin is low then the output goes to high impedance state and will be pulled up to V_{DDO} (V3164). This simple architecture offers a robust isolated data path and requires no special considerations or initialization at start-up. The capacitor-based signal path is fully differential to maximize noise immunity, which is also known as common-mode transient immunity. Advanced circuitry techniques are applied for better EMI introduced by the carrier signal and IO switching. The capacitively-coupled architecture provides much higher electromagnetic immunity compared to the inductively-coupled one. And OOK modulation scheme eliminates the missing-pulse error that occurs in the pulse modulation method. A simplified functional block diagram and conceptual operation waveforms of a single channel is shown in Figure 8-1and Figure 8-2.

8.2 Functional Block Diagram




Figure 8-1 Functional Block Diagram of a Single Channel




Figure 8-2 Conceptual Operation Waveforms of a Single Channel



8.3 Device Operation Modes

Table 8-1 provides the operation modes for the V3164 devices.

Table 8-1 Operation Mode Table¹

V_{DDI}	V_{DDO}	INPUT(Ax/Bx) ²	OUTPUT ENABLE(ENx) ^{3,4}	OUTPUT (Ax/Bx)	OPERATION
		Н	H or Open	Н	Normal operation mode:
		L	H or Open	L	A channel's output follows the input state
PU	PU				Default output fail-safe mode:
		Open	H or Open	Default	If a channel's input is left open, its output goes to the
					default value (High for V3164).
Х	PU	Х	1	7	High impedance mode:
^	1 10	^	L		If Enable pin is tied to low, the output will be in high-Z mode
					Default output fail-safe mode:
PD	PU	X	H or Open	Default	If the input side VDD is unpowered, the outputs go in to the
					default output fail-safe mode (High for V3164)
Х	PD	Х	Х	Undetermined	If the output side VDD is unpowered, the outputs' states are
_ ^	FD	^	^	Ondetermined	undetermined. ⁵

NOTE:

- 1. V_{DDI} = Input-side V_{DD}; V_{DDO} = Output-side V_{DD}; PU = Powered up (VCC ≥ 2.375 V); PD = Powered down (VCC ≤ 2.25 V); X = Irrelevant; H = High level; L = Low level; Z = High Impedance.
- 2. A strongly driven input signal can weakly power the floating V_{DD} through an internal protection diode and cause undetermined output.
- 3. It is recommended that the enable inputs be connected to an external logic high or low level when the V3164 is operating in noisy environments.
- 4. The outputs are in undetermined state when $2.25V < V_{DDI}$, $V_{DDO} < 2.375 V$.

Table 8-2 provides the Enable input truth table for the V3164 devices.

Table 8-2 Enable Input Truth Table

PART NUMBER	ENA ^{1,2}	ENB ^{1,2}	OPERATION			
	Н	Х	Output A4 enabled and follows the input state.			
1/2164	L	Х	Output A4 disabled and in high impedance state.			
V3164 X H Outputs B1, B2, B3 are enabled and follow the input state.		Outputs B1, B2, B3 are enabled and follow the input state.				
	Х	L	Outputs B1, B2, B3 are disabled and in high impedance state.			

- 1. Enable inputs ENA and ENB can be used for multiplexing, for clock sync, or other output control. ENA, ENB logic operation is summarized for each isolator product in Table 8-2. These inputs are internally pulled-up to local VDD allowing them to be connected to an external logic level (high or low) or left floating. To minimize noise coupling, do not connect circuit traces to ENA or ENB if they are left floating. If ENA, ENB are unused, it is recommended they be connected to an external logic level, especially if the V3164 is operating in a noisy environment.
- 2. X = Irrelevant; H = High level; L = Low level.



9 Application and Implementation

Unlike optocouplers, which need external components to improve performance, provide bias, or limit current, the V3164 device CMOS digital isolator needs only two external VDD bypass capacitors ($0.1\mu F$ to $1~\mu F$) to operate. Its TTL level compatible input terminals draw only micro amps of leakage current, allowing them to be driven without external buffering circuits. The output terminals have a characteristic impedance of 50 Ω (rail-to-rail swing) and are available in both forward and reverse channel configurations. Figure 9-1 shows the typical application. And the circuit of Figure 9-2 is typical for most applications of series products and is as easy to use as a standard logic gate.




Figure 9-1 Typical Application Circuit





Figure 9-2 Series Digital Isolator Application Schematic



10 Package Information

10.1 16-Pin Wide Body SOIC Package


The figure below illustrates the package details and the recommended land pattern details for the V3164 digital isolator in a 16-pin wide-body SOIC package. The values for the dimensions are shown in millimeters.






TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



Α0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
V3164	SOIC	W	16	1000	330	16.4	10.8	10.7	2.9	12.0	24.0	Q1

11 Ordering Guide

Table 11-1 Ordering Guide for Valid Ordering Part Number

Ordering Part Number	Number of Inputs A Side	Number of Inputs B Side	Default Output	Isolation Rating (kV)	Output Enable	Package	
V3164	3	1	High	5.0	Yes	SOIC16-WB	